Noise Reduction Using Low Weight and Constant Weight Coding Techniques

Please use this identifier to cite or link to this item: http://dspace.mediu.edu.my:8181/xmlui/handle/1721.1/7029

Full metadata record

DC Field	Value	Language
dc.creator	Tabor, Jeff F.	-
dc.date	2004-10-20T20:22:53Z	-
dc.date	2004-10-20T20:22:53Z	-
dc.date	1990-05-01	-
dc.date.accessioned	2013-10-09T02:48:03Z	-
dc.date.available	2013-10-09T02:48:03Z	-
dc.date.issued	2013-10-09	-
dc.identifier	AITR-1232	-
dc.identifier	http://hdl.handle.net/1721.1/7029	-
dc.identifier.uri	http://koha.mediu.edu.my:8181/xmlui/handle/1721	-
dc.description	Signalling off-chip requires significant current. As a result, a chip's power-supply current changes drastically during certain output-bus transitions. These current fluctuations cause a voltage drop between the chip and circuit board due to the parasitic inductance of the power-supply package leads. Digital designers often go to great lengths to reduce this "transmitted" noise. Cray, for instance, carefully balances output signals using a technique called differential signalling to guarantee a chip has constant output current. Transmitted-noise reduction costs Cray a factor of two in output pins and wires. Coding achieves similar results at smaller costs.	-
dc.format	6996019 bytes	-
dc.format	2623293 bytes	-
dc.format	application/postscript	-
dc.format	application/pdf	-
dc.language	en_US	-
dc.relation	AITR-1232	-
dc.title	Noise Reduction Using Low Weight and Constant Weight Coding Techniques	-
Appears in Collections:	MIT Items

Files in This Item:

There are no files associated with this item.

DSpace JSPUI