A Method for Skew-free Distribution of Digital Signals Using Matched Variable Delay Lines

Please use this identifier to cite or link to this item: http://dspace.mediu.edu.my:8181/xmlui/handle/1721.1/5986

Full metadata record

DC Field	Value	Language
dc.creator	Knight, Thomas	-
dc.creator	Wu, Henry M.	-
dc.date	2004-10-04T14:25:28Z	-
dc.date	2004-10-04T14:25:28Z	-
dc.date	1992-03-01	-
dc.date.accessioned	2013-10-09T02:42:12Z	-
dc.date.available	2013-10-09T02:42:12Z	-
dc.date.issued	2013-10-09	-
dc.identifier	AIM-1282	-
dc.identifier	http://hdl.handle.net/1721.1/5986	-
dc.identifier.uri	http://koha.mediu.edu.my:8181/xmlui/handle/1721	-
dc.description	The ability to distribute signals everywhere in a circuit with controlled and known delays is essential in large, high-speed digital systems. We present a technique by which a signal driver can adjust the arrival time of the signal at the end of the wire using a pair of matched variable delay lines. We show an implemention of this idea requiring no extra wiring, and how it can be extended to distribute signals skew-free to receivers along the signal run. We demonstrate how this scheme fits into the boundary scan logic of a VLSI chip.	-
dc.format	13 p.	-
dc.format	36138 bytes	-
dc.format	144481 bytes	-
dc.format	application/octet-stream	-
dc.format	application/pdf	-
dc.language	en_US	-
dc.relation	AIM-1282	-
dc.subject	clock distribution	-
dc.subject	synchronization	-
dc.subject	skew compensation	-
dc.subject	sphase adjustment	-
dc.title	A Method for Skew-free Distribution of Digital Signals Using Matched Variable Delay Lines	-
Appears in Collections:	MIT Items

Files in This Item:

There are no files associated with this item.

DSpace JSPUI