Please use this identifier to cite or link to this item:
http://dspace.mediu.edu.my:8181/xmlui/handle/1721.1/4205| Title: | Graph-based representations and coupled verification of VLSI schematics and layouts |
| Authors: | Bamji, Cyrus S. |
| Keywords: | TK7855.M41 R43 no.547 |
| Issue Date: | 9-Oct-2013 |
| Publisher: | Research Laboratory of Electronics, Massachusetts Institute of Technology |
| Description: | Cyrus S. Bamji. Includes bibliographical references (p. 199-202). Work supported by the Air Force Office of Scientific Research. AFSOR 86-0164 Work supported by IBM and Analog Devices. |
| URI: | http://koha.mediu.edu.my:8181/xmlui/handle/1721 |
| Other Identifiers: | no. 547 http://hdl.handle.net/1721.1/4205 |
| Appears in Collections: | MIT Items |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.