Please use this identifier to cite or link to this item:
http://dspace.mediu.edu.my:8181/xmlui/handle/10261/3769Full metadata record
| DC Field | Value | Language |
|---|---|---|
| dc.creator | Rosa, José M. de la | - |
| dc.creator | Kaiser, A. | - |
| dc.creator | Pérez-Verdú, Belén | - |
| dc.date | 2008-04-28T05:41:32Z | - |
| dc.date | 2008-04-28T05:41:32Z | - |
| dc.date | 1998-09 | - |
| dc.date.accessioned | 2017-01-31T01:04:16Z | - |
| dc.date.available | 2017-01-31T01:04:16Z | - |
| dc.identifier | IEEE International Conference on Electronics, Circuits and Systems 2: 157-160 (1998) | - |
| dc.identifier | 0-7803-5008-1 | - |
| dc.identifier | http://hdl.handle.net/10261/3769 | - |
| dc.identifier | 10.1109/ICECS.1998.814854 | - |
| dc.identifier.uri | http://dspace.mediu.edu.my:8181/xmlui/handle/10261/3769 | - |
| dc.description | Comunicación presentada al "ICECS'98" celebrado en Lisboa del 7 al 10 de septiembre de 1998. | - |
| dc.description | A simulation tool named SDSI, specifically suited for the simulation of switched-current (SI) sigma-delta data converters, has been developed in an interactive design environment. The tool exploits the sampled-data nature of the circuits and provides several levels of hierarchy for the models. High level behavioural models are suited for initial system-level simulations and specification of building blocks. Lower level models, which take into account non-linear effects and eventually full SPICE level transistor models, are suited for bottom-up verification of circuits after the design of the building-blocks. There are no restrictions on the interoperability of both types of models. Very fast simulation times are achieved thanks to the sampled-data simulation approach, making the tool appropriate for the extensive analysis of sigma-delta modulators. The tool has been used to check the performance of a SI bandpass sigma-delta modulator fabricated in a 0.8μm CMOS technology. Experimental results validate this approach to the verification of SI ΣΔ modulators. | - |
| dc.description | This work has been partially supported by the Spanish CICYT Project TIC 97-0580. | - |
| dc.description | Peer reviewed | - |
| dc.format | 361095 bytes | - |
| dc.format | application/pdf | - |
| dc.language | eng | - |
| dc.publisher | Institute of Electrical and Electronics Engineers | - |
| dc.relation | http://dx.doi.org/10.1109/ICECS.1998.814854 | - |
| dc.rights | openAccess | - |
| dc.subject | Switched-Current Circuits | - |
| dc.subject | Modeling and Simulation | - |
| dc.subject | Sigma-Delta Modulators | - |
| dc.title | Interactive verification of switched-current ΣΔ modulators | - |
| dc.type | Comunicación de congreso | - |
| Appears in Collections: | Digital Csic | |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.