Please use this identifier to cite or link to this item: http://dspace.mediu.edu.my:8181/xmlui/handle/10261/3598
Full metadata record
DC FieldValueLanguage
dc.creatorRío, Rocío del-
dc.creatorMedeiro, Fernando-
dc.creatorPérez-Verdú, Belén-
dc.creatorRodríguez-Vázquez, Ángel-
dc.date2008-04-15T17:28:46Z-
dc.date2008-04-15T17:28:46Z-
dc.date1998-11-
dc.date.accessioned2017-01-31T01:02:22Z-
dc.date.available2017-01-31T01:02:22Z-
dc.identifierProc. Design of Circuits and Integrated Systems Conf. (DCIS’98), pp. 76-81, Madrid, November 1998.-
dc.identifierhttp://hdl.handle.net/10261/3598-
dc.identifier.urihttp://dspace.mediu.edu.my:8181/xmlui/handle/10261/3598-
dc.descriptionThe use of Sigma-Delta (ΣΔ) modulation for analog-to-digital conversion (ADC) in the communication frequency range is evaluated. Two high-order multi-bit architectures are proposed to achieve +12-bit dynamic range at 4Msample/s Nyquist rate using very low oversampling ratio. They show very low sensitivity to the internal D-to-A conversion (DAC) error with no calibration required. Simulations show that such performance can be achieved even in presence of circuit imperfections.-
dc.descriptionThis work has been partially supported by the Spanish CICYT Project TIC 97-0580.-
dc.descriptionPeer reviewed-
dc.format118489 bytes-
dc.formatapplication/pdf-
dc.languageeng-
dc.publisherUniversidad Carlos III de Madrid-
dc.rightsopenAccess-
dc.subjectΣΔ Modulator-
dc.subjectA/D Conversion-
dc.subjectCommunication Frequency Range-
dc.titleHigh-Order Cascade Multi-bit ΣΔ Modulators for High-Speed A/D Conversion-
dc.typeComunicación de congreso-
Appears in Collections:Digital Csic

Files in This Item:
There are no files associated with this item.


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.